

IN THE CLAIMS

A complete listing of the pending claims is as follows:

1. (currently amended) A two-transistor PMOS memory cell, comprising:

a PMOS select transistor having a drain and a source formed as separate P+ diffusion regions in an N- well;

a PMOS floating gate transistor having a drain and a source formed as separate P+ diffusion regions in the N-well, wherein the P+ diffusion region that forms the floating gate transistor's drain is the same P+ diffusion region that forms the select gate transistor's source; and

an N implant underlying only the P+ diffusion region that forms the floating gate transistor's drain such that an N implant does not underlie either of the P+ diffusion regions forming the select gate' transistor drain and the floating gate's transistor's source.

2. (original) The two-transistor PMOS memory cell of claim 1, wherein the lateral extent of the N implant is substantially the same as the lateral extent of the P+ diffusion region that forms the PMOS floating gate transistor's drain.

3. (original) The two-transistor PMOS memory cell of claim 2, wherein the drain of the PMOS select transistor couples to a bit line of a memory array, and wherein a select gate of the PMOS select transistor couples to a word line of the memory array.

4. (original) The two-transistor PMOS memory cell of claim 2, wherein a floating gate of the PMOS floating gate transistor is formed in a first polysilicon layer, and

LAW OFFICES OF
MacFarlan Kwok
Chen & Field LLP

2402 Michelson Drive
Suite 210
Irvine, CA 92612
Telephone: (949) 752-7049
Fax: (949) 752-7049

M-15281 US

wherein a control gate of the PMOS floating gate transistor is formed in a second polysilicon layer.

5. (original) The two-transistor PMOS memory cell of claim 2, wherein the memory cell includes a single polysilicon layer containing a floating gate of the PMOS floating gate transistor, and wherein a control gate of the PMOS floating gate transistor is formed as a P+ diffusion region in the N- well.

6. (original) The two-transistor PMOS memory cell of claim 2, wherein the memory cell is configured such that the floating gate transistor may be programmed using band-to-band tunneling.

7. (original) The two-transistor PMOS memory cell of claim 2, wherein the memory cell is configured such that the floating gate transistor may be programmed using Fowler Nordheim tunneling.

8. (original) The two-transistor PMOS memory cell of claim 2, wherein the P+ diffusion region that forms the floating gate transistor's drain has a thickness of approximately 0.1 to 0.25 microns.

9. (original) The two-transistor PMOS memory cell of claim 2, wherein the thickness of the N implant underlying the P+ diffusion region that forms the floating gate transistor's drain is approximately 0.1 to 0.25 microns.

10. (withdrawn) A process for manufacturing a two-transistor PMOS memory cell comprising:

forming an N- well in a P- substrate;

forming a tunnel oxide and a select gate channel oxide on a surface of the N- well;

forming a floating gate over the tunnel oxide and a select gate over the select gate channel oxide;

LAW OFFICES OF
MacPherson Kwok
Chen & Held LLP
2402 Michelson Drive
Suite 310
Irvine, CA 92612
Telephone (949) 752-7040
Fax (949) 752-7049

M-15281 US

implanting an P-type dopant into the N- well through the floating gate and the select gate to form a first, a second, and a third P + diffusion region, the second P+ diffusion region located between a first end of the floating gate and a first end of the select gate, the first P+ diffusion region located at an opposite end of the floating gate, and the third P+ diffusion region located at an opposite end of the select gate;

masking the first and third P+ diffusion regions; and

implanting an n-type dopant into the masked N-well region to form an N implant underlying the second P+ diffusion region.

11. (withdrawn) The process of claim 10, wherein the process is a single polysilicon layer process, and wherein the act of forming the floating gate and the select gate comprises forming the gates in the single polysilicon layer.

12. (withdrawn) The process of claim 10, wherein the process is a double polysilicon layer process, wherein the act of forming the floating gate and the select gate comprises forming the gates in a first polysilicon layer, the method further comprising:

forming a control gate in a second polysilicon layer.

13. (withdrawn) The method of claim 10, further comprising:
forming a bit line and a word line for programming the two-transistor PMOS memory cell.

14. (withdrawn) The method of claim 10, further comprising:
manufacturing an array of the two-transistor PMOS memory cells.

LAW OFFICES OF
MacPherson Kevik
Chen & Held LLP

2402 Michelson Drive
Suite 210
Irvine, CA 92612
Telephone: (949) 753-7040
Fax: (949) 753-7048

M-15281 US


Please telephone the undersigned counsel for applicant if you have any questions regarding this matter at (949) 752-7040.

Certification of Facsimile Transmission

I hereby certify that this paper is being facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below.


Sandra L. Carr August 10, 2005
Date of Signature

Respectfully submitted,


Jon W. Hallman
Attorney for Applicants
Reg. No. 42,622

LAW OFFICES OF
MacPherson Kwok
Chen & Hsieh LLP
2402 Michelson Drive
Suite 210
Irvine, CA 92612
Telephone (949) 752-7040
Fax (949) 752-7049